

```
SSSSSSSSSSSSSS DDDDDDDDDDDDD AAAAAAAAAA
SSSSSSSSSSSSSS DDDDDDDDDDDDD AAAAAAAAAA
SSSSSSSSSSSSSS DDDDDDDDDDDDD AAAAAAAAAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSSSSSSSSS      DDD           AAA           AAA
SSSSSSSSSS      DDD           AAA           AAA
SSSSSSSSSS      DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSS           DDD           AAA           AAA
SSSSSSSSSSSSSS DDDDDDDDDDDDD AAA           AAA
SSSSSSSSSSSSSS DDDDDDDDDDDDD AAA           AAA
SSSSSSSSSSSSSS DDDDDDDDDDDDD AAA           AAA
```

```
DDDDDDDD  EEEEEEEEE  CCCCCCCC  000000  DDDDDDDD  EEEEEEEEE
DDDDDDDD  EEEEEEEEE  CCCCCCCC  000000  DDDDDDDD  EEEEEEEEE
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DD      DD  EEEEEEEE  CC      00      00  DD      DD  EEEEEEEE  CC
DD      DD  EEEEEEEE  CC      00      00  DD      DD  EEEEEEEE  CC
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DD      DD  EE      CC      00      00  DD      DD  EE      CC
DDDDDDDD  EEEEEEEEE  CCCCCCCC  000000  DDDDDDDD  EEEEEEEEE
DDDDDDDD  EEEEEEEEE  CCCCCCCC  000000  DDDDDDDD  EEEEEEEEE
.....
.....
.....
.....
```

```
LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SSSSSS
LL      II      SSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LLLLLLLLLL  IIIIII  SSSSSSSS
LLLLLLLLLL  IIIIII  SSSSSSSS
```

```
0001 0 ZTITLE 'Instruction decoder'
0002 0 MODULE lib$ins_decode (IDENT = 'V04-000',
0003 0 ADDRESSING_MODE (EXTERNAL = LONG_RELATIVE)) =
0004 1 BEGIN
0005 1
0006 1 ++
0007 1
0008 1 *****
0009 1 *
0010 1 * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0011 1 * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0012 1 * ALL RIGHTS RESERVED.
0013 1 *
0014 1 * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0015 1 * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0016 1 * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0017 1 * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0018 1 * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0019 1 * TRANSFERRED.
0020 1 *
0021 1 * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0022 1 * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0023 1 * CORPORATION.
0024 1 *
0025 1 * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0026 1 * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0027 1 *
0028 1 *
0029 1 *****
0030 1
0031 1 FACILITY:
0032 1 VAX instruction decoder.
0033 1
0034 1 Portions taken from DBGINS module by KEVIN PAMMETT, 2-MAR-77
0035 1
0036 1 Author: Tim Halvorsen, 09-Feb-1981
0037 1
0038 1 Modified by:
0039 1
0040 1 V002 TMH0002 Tim Halvorsen 09-Aug-1981
0041 1 Remove SHR psect attribute so linker doesn't generate a
0042 1 non-crf writable section, and the imact doesn't try to map
0043 1 a read/write shared section to the .EXE file.
0044 1
0045 1 V001 TMH0001 Tim Halvorsen 09-Mar-1981
0046 1 Use PLIT psect rather than OWN psect for read-only
0047 1 data arrays. Make each failure status a separate
0048 1 code to aid in debugging the case of a decode failure.
0049 1 Remove probes of instruction stream because a PROBER
0050 1 instruction determines the access from the previous
0051 1 mode, not the current mode. Thus, if you call this
0052 1 routine with a stream readable only to the current mode,
0053 1 it will fail. For now, we skip the checks and allow
0054 1 an access violation to occur within the routine.
0055 1 --
0056 1
0057 1 !
```


LIB\$INS_DECODE Instruction decoder
V04-000

N 7
16-Sep-1984 01:52:32
14-Sep-1984 13:08:53

VAX-11 Bliss-32 V4.0-742
DISK\$VMSMASTER:[SDA.SRC]DECODE.B32;1 Page 2 (1)

```
: 58      0058 1 ! Require and Library files:
: 59      0059 1 !
: 60      0060 1 !
: 61      0061 1 LIBRARY 'SYSS$LIBRARY:STARLET';
: 62      0062 1 SWITCHES LIST(REQUIRE);
: 63      0063 1 REQUIRE 'SRC$:VAXOPS';
```

! Standard VMS definitions

! Literals and macros related to opcodes

VAXOPS.REQ - OP CODE TABLE FOR VAX INSTRUCTIONS

Version: 'V04-000'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

Author:

KEVIN PAMMETT, MARCH 2, 1977.

Modified by:

V001 TMH0001 Tim Halvorsen 09-Feb-1981
Rewrite macro invocations to supply the entire SRM
operand specification, to allow checking for literals
in write operands, and other invalid conditions.

LITERAL

OPERAND ACCESS TYPE (A,B,M,R,V,W) - 1 BIT WIDE

ACCESS_A = 0.	! EFFECTIVE ADDRESS
ACCESS_B = 0.	! BRANCH DISPLACEMENT
ACCESS_R = 1.	! OPERAND IS READ-ONLY
ACCESS_W = 0.	! OPERAND IS WRITE-ONLY
ACCESS_M = 0.	! OPERAND IS MODIFIED
ACCESS_V = 0.	! ADDRESS A SET OF 2 REGISTERS

OPERAND DATA TYPE (B,W,L,Q,F,D,G,H,V) - 3 BITS WIDE

DATA_B = 0.	! BYTE CONTEXT
DATA_W = 1.	! WORD CONTEXT

```

: R0121 1      DATA_L = 2,      ! LONGWORD CONTEXT
: R0122 1      DATA_Q = 3,      ! QUADWORD CONTEXT
: R0123 1      DATA_F = DATA_L, ! FLOATING CONTEXT
: R0124 1      DATA_D = DATA_Q, ! FLOATING DOUBLE CONTEXT (8 BYTES)
: R0125 1      DATA_G = DATA_Q, ! FLOATING GRAND CONTEXT (8 BYTES)
: R0126 1      DATA_H = 4,      ! FLOATING HUGE CONTEXT (16 BYTES)
: R0127 1
: R0128 1
: R0129 1      !
: R0130 1      ! BRANCH DISPLACEMENT TYPES
: R0131 1      !
: R0132 1      NO_BRANCH = 0,     ! NO BRANCH
: R0133 1      BRANCH_BYTE = 1,   ! BRANCH BYTE
: R0134 1      BRANCH_WORD = 2;   ! BRANCH WORD
: R0135 1
: R0136 1
: R0137 1      ! THE FOLLOWING MACRO IS USED TO BUILD SUCCESSIVE ENTRIES FOR
: R0138 1      ! THE TABLE. EACH MACRO CALL CONTAINS THE
: R0139 1      ! INFO FOR 1 VAX OPCODE, AND THE ENTRIES ARE SIMPLY
: R0140 1      ! BUILT IN THE ORDER THAT THE MACRO CALLS ARE MADE -
: R0141 1      ! THE ASSUMPTION IS THAT THEY WILL BE MADE IN ORDER OF
: R0142 1      ! INCREASING OPCODE VALUES. THIS IS NECESSARY BECAUSE
: R0143 1      ! THE TABLE IS ACCESSED BY USING A GIVEN OPCODE AS THE
: R0144 1      ! TABLE INDEX.
: R0145 1
: R0146 1
: R0147 1      COMPILETIME $BRANCH_TYPE=0;
: R0148 1
: R0149 1      MACRO
: R0150 1          GET_1ST(A,B) = A%,
: R0151 1          GET_2ND(A,B) = B%,
: R0152 1          OPERAND(NAME) =
: R0153 1              %IF %NULL(NAME)
: R0154 1                  %THEN
: R0155 1                  0
: R0156 1              %ELSE
: R0157 1                  BEGIN
: R0158 1                      %IF NOT %DECLARED(%STRING('ACCESS_',GET_1ST(%EXPLODE(NAME))))
: R0159 1                      %THEN
: R0160 1                          %WARN('Invalid access type ',GET_1ST(%EXPLODE(NAME)))
: R0161 1                      %FI
: R0162 1                      %IF NOT %DECLARED(%STRING('DATA_',GET_2ND(%EXPLODE(NAME))))
: R0163 1                      %THEN
: R0164 1                          %WARN('Invalid data type ',GET_2ND(%EXPLODE(NAME)))
: R0165 1                      %FI
: R0166 1                      %IF NAME EQL 'BB'
: R0167 1                      %THEN
: R0168 1                          %ASSIGN($BRANCH_TYPE, BRANCH_BYTE)
: R0169 1                      %ELSE %IF NAME EQL 'BW'
: R0170 1                      %THEN
: R0171 1                          %ASSIGN($BRANCH_TYPE, BRANCH_WORD)
: R0172 1                      %FI %FI
: R0173 1                      %NAME('DATA_',GET_2ND(%EXPLODE(NAME))) +
: R0174 1                      %NAME('ACCESS_',GET_1ST(%EXPLODE(NAME))) ^ 3
: R0175 1                      END
: R0176 1          %FI %,
: R0177 1
```



```
MR0178 1 OPDEF(NAME, OPC, OP1, OP2, OP3, OP4, OP5, OP6) =
MR0179 1   %ASSIGN($BRANCH_TYPE, NO_BRANCH)
MR0180 1   %RAD50 11 NAME,
MR0181 1   %IF GET_1ST(%EXPLODE(NAME)) EQL 'X' ! Opcode name in RAD50
MR0182 1   AND GET_2ND(%EXPLODE(NAME)) EQL 'X' ! If undefined opcode,
MR0183 1   %THEN
MR0184 1     NOT_AN_OP ! then no operands
MR0185 1   %ELSE
MR0186 1     %LENGTH-2 ! else, number of operands
MR0187 1   %FI OR
MR0188 1     OPERAND(OP1)^4, ! Define each operand
MR0189 1     OPERAND(OP2) OR
MR0190 1     OPERAND(OP3)^4,
MR0191 1     OPERAND(OP4) OR
MR0192 1     OPERAND(OP5)^4,
MR0193 1     OPERAND(OP6) OR
R0194 1     $BRANCH_TYPE^4% ! Define branch context
R0195 1
R0196 1 !
R0197 1 ! MACROS TO ACCESS THE FIELDS.
R0198 1 !
R0199 1 !
R0200 1 MACRO
R0201 1   OP_NAME      = 0,0,32,0%, ! OPCODE MNEUMONIC (6 RAD50 CHARS)
R0202 1   OP_NUMOPS  = 4,0,4,0%, ! NUMBER OF OPERANDS
R0203 1   OP_CONTEXT(1) = 4+1/2, ((1) AND 1)*4, 3, 0 %, ! OPERAND CONTEXT
R0204 1   OP_DATATYPE(1) = 4+1/2, ((1) AND 1)*4 + 3, 1, 0 %, ! OPERAND DATA TYPE
R0205 1   OP_BR_TYPE = 7,4,4,0 %; ! CONTEXT OF BRANCH DISPLACEMENT
R0206 1
R0207 1 LITERAL
R0208 1   OPTSIZE = 8, ! EACH OPINFO BLOCK IS 9 BYTES LONG.
R0209 1   MAXOPCODE = %X'FD', ! MAXIMUM VAX OP CODE WHICH IS VALID.
R0210 1   MAXOPRNDs = 6, ! MAXIMUM NUMBER OF OPERANDS PER INSTRUCTION.
R0211 1   ! NO INSTRUCTION THAT HAS BRANCH TYPE ADDRESSING
R0212 1   ! CAN HAVE THIS MANY OPERANDS UNLESS WE CHANGE
R0213 1   ! THE ORGANIZATION OF EACH OPINFO BLOCK.
R0214 1   BITS_PER_BYTE = 8, ! NUMBER OF BITS IN A VAX BYTE.
R0215 1   AP_REG = 12, ! NUMBER OF PROCESSOR REGISTER, 'AP'.
R0216 1   PC_REG = 15, ! NUMBER OF PROCESSOR REGISTER, 'PC'.
R0217 1
R0218 1   PC_REL_MODE = 8, ! ADDRESSING MODE: (PC)+
R0219 1   AT_PC_REL_MODE = 9, ! ADDRESSING MODE: @ (PC)+
R0220 1   INDEXING_MODE = 4, ! ADDRESSING MODE: XXX[RX]
R0221 1
R0222 1   SHORT_LIT_AMODE = 0, ! Short literals fit right into the mode byte.
R0223 1   REGISTER_AMODE = 5, ! Register mode addressing.
R0224 1   REG_DEF_AMODE = 6, ! Register deferred addressing mode.
R0225 1   AUTO_DEC_AMODE = 7, ! Auto decrement addressing mode.
R0226 1   AUTO_INC_AMODE = 8, ! Auto increment addressing mode.
R0227 1   DISP_BYTE_AMODE = 10, ! All of the displacement modes start from
R0228 1   ! here. See ENC_OPERAND() IN DBGENC.B32
R0229 1   DISP_LONG_AMODE = 14,
R0230 1   OP_CR_SIZE = 6; ! SIZE, IN ASCII CHARS, OF OPCODE MNEUMONIC.
R0231 1
R0232 1 MACRO
R0233 1   DSPL_MODE = 0,4,4,0 %, ! ADDRESSING MODE BITS FROM THE DOMINANT MODE
R0234 1   ! BYTE OF AN OPERAND REFERENCE.
```

```

R0235 1      DOM_MOD_FIELD = 0,5,2,1 %,
R0236 1      SHORT_LITERAL = 0,0,6,0 %,
R0237 1      AMODE      = 0,4,4,1 %,
R0238 1      AREG       = 0,0,4,0 %,
R0239 1      NOT_AN_OP = 15 %,
R0240 1      RESERVED = 'UNUSED' %;
R0241 1
R0242 1
R0243 1
R0244 1
R0245 1
R0246 1
R0247 1
R0248 1
R0249 1
R0250 1      MACRO
R0251 1      NEXT_FIELD(INDEX)      ! USED TO GET THE ADDRESS OF THE NEXT
R0252 1      = (INDEX),0,0,0 %;      ! FIELD OF A BLOCK.
R0253 1
R0254 1      ! MACROS AND LITERALS SPECIFICALLY FOR INSTRUCTON ENCODING.
R0255 1      ! ('MACHINE -IN'.)
R0256 1
R0257 1      LITERAL
R0258 1      BAD_OPCODE      = 1,      ! CAN'T INTERPRET THE GIVEN ASCII OPCODE.
R0259 1      BAD_OPERAND     = 2,      ! UNDECODABLE OPERAND REFERENCE.
R0260 1      BAD_OPRNDS      = 3,      ! WRONG NUMBER OF OPERANDS.
R0261 1      INS_RESERVED    = 4;      ! GIVEN OPCODE IS RESERVED.
R0262 1
R0263 1      LITERAL
R0264 1      ! We only have to special-case a few OPCODES,
R0265 1
R0266 1
R0267 1      OP_CASEB      = %X'8F',
R0268 1      OP_CASEW      = %X'AF',
R0269 1      OP_CASEL      = %X'CF';
R0270 1
R0271 1      !++
R0272 1      !
R0273 1      ! TOKEN VALUES USED FOR ENCODING/DECODING
R0274 1      !
R0275 1      !--
R0276 1      LITERAL
R0277 1      indexing_token = 240,
R0278 1      val_token      = 241,
R0279 1      byte_val_token = val_token + %SIZE(VECTOR[1,BYTE]),      ! 242
R0280 1      word_val_token = val_token + %SIZE(VECTOR[1,WORD]),      ! 243
R0281 1      brch_token     = 244,
R0282 1      long_val_token = val_token + %SIZE(VECTOR[1,LONG]),      ! 245
R0283 1      at_reg_token   = 246,
R0284 1      register_token = 247,
R0285 1      lit_token      = 248,
R0286 1      bad_token      = 249;
R0287 1
R0288 1
R0289 1      ! The following structure declaration selects the proper opcode
R0290 1      ! table by looking for the extended opcode opcode(s).
R0291 1
```



```
: R0292 1  STRUCTURE OPCODE_TBL [OPC,O,P,S,E] =  
: R0293 2  BEGIN  
: R0294 2  EXTERNAL LIB$GB_OPINFO1 : BLOCKVECTOR[256,OPTSIZE,BYTE];  
: R0295 2  EXTERNAL LIB$GB_OPINFO2 : BLOCKVECTOR[256,OPTSIZE,BYTE];  
: R0296 2  LOCAL OFFSET;  
: R0297 2  OFFSET = 0;  
: R0298 2  IF (OPC AND %X'FF') NEQ %X'FD'  
: R0299 2  THEN LIB$GB_OPINFO1[OPC,.OFFSET,0,8,0] ! One byte opcodes  
: R0300 2  ELSE LIB$GB_OPINFO2[(OPC^8),.OFFSET,0,8,0] ! Two byte opcodes  
: R0301 1  END<P,S,E>;  
: R0302 1  
: R0303 1  ! VAXOPS.REQ - last line
```

```
65 0304 1 %SBTTL 'Module declarations'
66 0305 1
67 0306 1
68 0307 1 | Table of contents:
69 0308 1 |
70 0309 1
71 0310 1 LINKAGE
72 0311 1     ptr_linkage = CALL: GLOBAL(stream_ptr=11),
73 0312 1     append_linkage = JSB(REGISTER=0,REGISTER=1);
74 0313 1
75 0314 1 FORWARD ROUTINE
76 0315 1     lib$ins_decode,      | decode an instruction.
77 0316 1     ins_operand:        | print out an operand reference.
78 0317 1     branch_type:      | ptr_linkage, handle branch type addressing.
79 0318 1     displacement:      | ptr_linkage, extract displacement from instruction
80 0319 1     ins_context,         | get expected context of an operand
81 0320 1     put_reg:          | NOVALUE, print a register reference.
82 0321 1     append_address:   | NOVALUE, Append an address
83 0322 1     append_hex:       | NOVALUE, Append a hex value
84 0323 1     append_decimal:  | NOVALUE, Append an unsigned decimal value
85 0324 1     append_rad50:     | NOVALUE, Append a RAD50 string
86 0325 1     append_string:   | append_linkage NOVALUE; ! Append string to the output buffer
87 0326 1
88 0327 1 |
89 0328 1 | Psect declarations
90 0329 1 |
91 0330 1
92 0331 1 PSECT
93 0332 1     OWN = z$debug_code(PIC,WRITE,EXECUTE,ALIGN(2)),
94 0333 1     CODE = z$debug_code(PIC,WRITE,EXECUTE,ALIGN(2)),
95 0334 1     PLIT = z$debug_code(PIC,WRITE,EXECUTE,ALIGN(2));
96 0335 1
97 0336 1 |
98 0337 1 | Equated symbols:
99 0338 1 |
100 0339 1
101 0340 1 LITERAL
102 0341 1     true = 1,
103 0342 1     false = 0,
104 0343 1     round_brackets = 0,      | These are all flag parameters to
105 0344 1     square_brackets = 2,      | the routine 'PUT_REG'.
106 0345 1     no_brackets = 1;
107 0346 1
108 0347 1 |
109 0348 1 | OWN storage for up-level references
110 0349 1 |
111 0350 1
112 0351 1 OWN
113 0352 1     user_symbolize_routine, | Address of user symbolize routine
114 0353 1     user_buffer_address,    | Address of user buffer storage
115 0354 1     user_buffer_size:      | WORD, Size of user buffer
116 0355 1     user_buffer_left:      | WORD, # bytes left in user buffer to fill
117 0356 1     last_literal_value;     | Value of last operand
118 0357 1
119 0358 1 |
120 0359 1 | Macro to invoke a command, and return if the resultant value is an error
121 0360 1 |
```

```
122 0361 1
123 0362 1
124 0363 1 MACRO
125 0364 1     return_if_error(command) =
126 0365 1         BEGIN
127 0366 1             LOCAL
128 0367 1                 status;
129 0368 1
130 0369 1             status = command;
131 0370 1             IF NOT .status
132 0371 1             THEN
133 0372 1                 RETURN .status;
134 0373 1             ENDX;
135 0374 1
136 0375 1     Macro to probe read accessibility of a data segment
137 0376 1
138 0377 1
139 0378 1 MACRO
140 0379 1     probe(address,length) =
141 0380 1         BEGIN
142 0381 1         BUILTIN PROBER;
143 0382 1         IF NOT PROBER(%REF(0),%REF(length),address)
144 0383 1         THEN
145 0384 1             RETURN Lib$_accvio;
146 0385 1         true
147 0386 1         ENDX;
148 0387 1
149 0388 1
150 0389 1     Macro to append a string to the output buffer
151 0390 1
152 0391 1
153 0392 1 MACRO
154 0393 1     append(string) =
155 0394 1         append_string(%CHARCOUNT(string),UPLIT BYTE(string)
156 0395 1         %IF %LENGTH GTR 1 %THEN ,%REMAINING %FI)%;
157 0396 1
158 0397 1     External storage
159 0398 1
160 0399 1
161 0400 1 EXTERNAL
162 0401 1     lib$gb_opinfo: opcode_tbl;           ! Table describing VAX instruction set
163 0402 1
164 0403 1
165 0404 1     Define message codes
166 0405 1
167 0406 1
168 0407 1 LITERAL
169 0408 1     lib$_accvio = 0,
170 0409 1     lib$_noinstran = 2,
171 0410 1     lib$_numtrunc = 4;
```



```
173 0411 1 GLOBAL ROUTINE lib$ins_decode(stream_ptr, outbuf, retlen, symbolize_rtn) =
174 0412 1
175 0413 1 ---
176 0414 1 This routine examines a byte stream that it is passed
177 0415 1 a pointer to, and tries to output what instructions
178 0416 1 this corresponds to symbolically.
179 0417 1
180 0418 1 Inputs:
181 0419 1
182 0420 1 stream_ptr = Address of a byte pointer to the instruction stream.
183 0421 1 outbuf = Address of a buffer descriptor to receive the
184 0422 1 decoded instruction
185 0423 1 symbolize_rtn = Address of a routine to call to convert an address
186 0424 1
187 0425 1
188 0426 1 Outputs:
189 0427 1
190 0428 1 R0 = status code
191 0429 1 The stream_ptr is updated to point to the next instruction.
192 0430 1 ---
193 0431 1
194 0432 2 BEGIN
195 0433 2
196 0434 2 BUILTIN
197 0435 2 NULLPARAMETER;
198 0436 2
199 0437 2 MAP
200 0438 2 stream_ptr: REF VECTOR [,LONG],
201 0439 2 outbuf: REF BLOCK [,BYTE],
202 0440 2 retlen: REF VECTOR [,WORD];
203 0441 2
204 0442 2 GLOBAL REGISTER
205 0443 2 stream_ptr=11: REF VECTOR[,BYTE]; ! Points to the instruction stream
206 0444 2
207 0445 2 LOCAL
208 0446 2 opcode: WORD; ! Instruction opcode
209 0447 2
210 0448 2 stream_ptr = .stream_ptr [0]; ! Get pointer to instruction stream
211 0449 2
212 0450 2 user_buffer_size = .outbuf [dsc$w_length];
213 0451 2 user_buffer_address = .outbuf [dsc$a_pointer];
214 0452 2 user_buffer_left = .user_buffer_size;
215 0453 2
216 0454 2 IF NULLPARAMETER(4) ! If 4th parameter unspecified,
217 0455 2 THEN ! then set no routine
218 0456 2 user_symbolize_routine = 0
219 0457 2 ELSE
220 0458 2 user_symbolize_routine = .symbolize_rtn;
221 0459 2
222 0460 2 probe(.stream_ptr,1); ! Exit if we can't read the opcode
223 0461 2
224 0462 2 !
225 0463 2 Pick up the opcode and it check for validity.
226 0464 2 !
227 0465 2
228 0466 2 opcode = .stream_ptr [0]; ! Get first byte of opcode
229 0467 2
```

```
230 0468 2 IF .opcode EQL ZX'FD' ! Check to see if 2 byte opcode
231 0469 THEN
232 0470 BEGIN ! It is. Get the next byte of opcode.
233 0471 opcode = .stream_ptr [1]^8 + .opcode;
234 0472 stream_ptr = .stream_ptr + 1;
235 0473 END;
236 0474
237 0475 IF .opcode EQL ZX'FF' ! If bugcheck opcode,
238 0476 AND .stream_ptr [1] EQL ZX'FE'
239 0477 THEN
240 0478 BEGIN
241 0479 probe(.stream_ptr,4); ! Make sure all 4 bytes are readable
242 0480 append('BUG CHECK #');
243 0481 append_hex((.stream_ptr+2)<0,16,0>,2);
244 0482 stream_ptr [0] = .stream_ptr+4; ! Point to next instruction
245 0483 IF NOT NULLPARAMETER(3) ! If RETLEN specified,
246 0484 THEN
247 0485 retlen [0] = .user_buffer_size - .user_buffer_left;
248 0486 RETURN ss$_normal;
249 0487 END;
250 0488
251 0489 IF .lib$gb_opinfo[.opcode, op_numops] EQL not_an_op ! If unknown opcode,
252 0490 THEN
253 0491 RETURN lib$_noinstran; ! Unable to translate instruction
254 0492
255 0493
256 0494 ! Bump the instruction pointer up past the opcode,
257 0495 ! and output the character sequence which corresponds to it.
258 0496
259 0497
260 0498 stream_ptr = .stream_ptr + 1;
261 0499
262 0500 append_rad50(op_ch_size/3, lib$gb_opinfo [.opcode, op_name]);
263 0501 append(' ');
264 0502
265 0503
266 0504 ! Loop, encoding how each operand is referenced.
267 0505
268 0506
269 0507 INCR I FROM 1 TO .lib$gb_opinfo [.opcode, op_numops]
270 0508 DO
271 0509 BEGIN
272 0510 return_if_error(ins_operand(.i, .opcode));
273 0511
274 0512 IF .i NEQ 0 AND .i LSS .lib$gb_opinfo [.opcode, op_numops]
275 0513 THEN
276 0514 append(' ');
277 0515 END;
278 0516
279 0517
280 0518 ! For CASE instructions, increment the stream pointer past the
281 0519 ! last offset in the list.
282 0520
283 0521
284 0522 IF .opcode EQL op_caseb ! If CASE instruction,
285 0523 OR .opcode EQL op_casew
286 0524 OR .opcode EQL op_casel
```

```
287 0525 2 THEN
288 0526      stream_ptr = .stream_ptr + (.last_literal_value+1)*2;
289 0527
290 0528
291 0529      Return a pointer to the beginning of the next instruction.
292 0530
293 0531
294 0532      IF NOT NULLPARAMETER(3)          ! If RETLEN specified,
295 0533      THEN
296 0534          retlen [0] = .user_buffer_size - .user_buffer_left;
297 0535
298 0536      stream_ptr [0] = .stream_ptr;      ! Return pointer to next instruction
299 0537
300 0538      RETURN ss$_normal;
301 0539
302 0540 1 END;
```

```
.TITLE LIB$INS_DECODE Instruction decoder
.IDENT \V04-000\
```

```
.PSECT Z$DEBUG_CODE, PIC,2
```

```
00000 USER_SYMBOLIZE_ROUTINE:
```

```
.BLKB 4
```

```
00004 USER_BUFFER_ADDRESS:
```

```
.BLKB 4
```

```
00008 USER_BUFFER_SIZE:
```

```
.BLKB 2
```

```
0000A USER_BUFFER_LEFT:
```

```
.BLKB 2
```

```
0000C LAST_LITERAL_VALUE:
```

```
.BLKB 4
```

```
23 20 48 43 45 48 43 5F 47 55 42 00010 P.AAA: .ASCII \BUG_CHECK #\
20 20 0001B P.AAB: .ASCII \ \
2C 2C 0001D P.AAC: .ASCII \,\
```

```
.EXTRN LIB$GB_OPINFO, LIB$GB_OPINFO1
.EXTRN LIB$GB_OPINFO2
```

```
OFFC 00000
```

```
.ENTRY LIB$INS_DECODE, Save R2,R3,R4,R5,R6,R7,R8,- 0411
R9,R10,R11
MOVAB APPEND_STRING, R9
MOVAB LIB$GB_OPINFO2, R8
MOVAB LIB$GB_OPINFO1, R7
MOVAB USER_BUFFER_SIZE, R6
MOVL @STREAM_PTR, STREAM_PTR 0448
MOVL OUTBUF, R0 0450
MOVW (R0), USER_BUFFER_SIZE
MOVL 4(R0), USER_BUFFER_ADDRESS 0451
MOVW USER_BUFFER_SIZE, USER_BUFFER_LEFT 0452
CMPB (AP), #4 0454
BLSSU 1$
TSTL 16(AP)
BNEQ 2$
CLRL USER_SYMBOLIZE_ROUTINE 0456
BRB 3$
```

```
59 0000V CF 9E 00002
58 00000000G EF 9E 00007
57 00000000G EF 9E 0000E
56 D2 AF 9E 00015
58 04 BC D0 00019
50 08 AC D0 0001D
66 60 B0 00021
FC A6 04 A0 D0 00024
02 A6 66 B0 00029
04 6C 91 0002D
05 05 1F 00030
10 AC D5 00032
05 05 12 00035
F8 A6 D4 00037 1$:
05 05 11 0003A
```


	F8	A6	10	AC	D0	0003C	2\$:	MOVL	SYMBOLIZE RTN, USER SYMBOLIZE_ROUTINE	0458
	54			6B	9B	00041	3\$:	MOVZBW	(STREAM_PTR), OPCODE	0466
	00FD	8F		54	B1	00044		CMPW	OPCODE, #253	0468
				0D	12	00049		BNEQ	4\$	
	50		01	AB	9A	0004B		MOVZBL	1(STREAM_PTR), R0	0471
	50			0B	78	0004F		ASHL	#8, R0, R0	
	54			50	A0	00053		ADDW2	R0, OPCODE	
				5B	D6	00056		INCL	STREAM_PTR	0472
	52			54	3C	00058	4\$:	MOVZWL	OPCODE, R2	0475
	00FF	8F		52	B1	0005B		CMPW	R2, #255	
				33	12	00060		BNEQ	6\$	
	FE	8F	01	AB	91	00062		CMPB	1(STREAM_PTR), #254	0476
				2C	12	00067		BNEQ	6\$	
	51		08	A6	9E	00069		MOVAB	P.AAA, R1	0480
	50			0B	D0	0006D		MOVL	#11, R0	
				69	16	00070		JSB	APPEND_STRING	
				02	DD	00072		PUSHL	#2	0481
	7E		02	AB	3C	00074		MOVZWL	2(STREAM_PTR), -(SP)	
0000V	CF			02	FB	00078		CALLS	#2, APPEND_HEX	
04	BC		04	AB	9E	0007D		MOVAB	4(R11), @STREAM_PNTR	0482
	03			6C	91	00082		CMPB	(AP), #3	0483
				0B	1F	00085		BLSSU	5\$	
			0C	AC	D5	00087		TSTL	12(AP)	
				06	13	0008A		BEQL	5\$	
0C	BC		02	A6	A3	0008C		SUBW3	USER_BUFFER_LEFT, USER_BUFFER_SIZE, @RETLEN	0485
	66			00FA	31	00092	5\$:	BRW	21\$	0486
	51			04	D0	00095	6\$:	MOVL	#4, OFFSET	0489
				53	D4	00098		CLRL	R3	
	FD	8F		52	91	0009A		CMPB	R2, #253	
				0B	13	0009E		BEQL	7\$	
				53	D6	000A0		INCL	R3	
	50		6142	7E	000A2			MOVAQ	(OFFSET)[R2], R0	
	50			57	C0	000A6		ADDL2	R7, R0	
				0C	11	000A9		BRB	8\$	
	52		F8	8F	78	000AB	7\$:	ASHL	#-8, R2, R0	
	50			6140	7E	000B0		MOVAQ	(OFFSET)[R0], R0	
	50			58	C0	000B4		ADDL2	R8, R0	
OF	60			00	ED	000B7	8\$:	CMPZV	#0, #4, (R0), #15	
				04	12	000BC		BNEQ	9\$	
	50			02	D0	000BE		MOVL	#2, R0	0491
					04	000C1		RET		
				5B	D6	000C2	9\$:	INCL	STREAM_PTR	0498
				51	D4	000C4		CLRL	OFFSET	0500
	09			53	E9	000C6		BLBC	R3, 10\$	
	50		6142	7E	000C9			MOVAQ	(OFFSET)[R2], R0	
	50			57	C0	000CD		ADDL2	R7, R0	
				0C	11	000D0		BRB	11\$	
	52		F8	8F	78	000D2	10\$:	ASHL	#-8, R2, R0	
	50			6140	7E	000D7		MOVAQ	(OFFSET)[R0], R0	
	50			58	C0	000DB		ADDL2	R8, R0	
				50	DD	000DE	11\$:	PUSHL	R0	
				02	DD	000E0		PUSHL	#2	
0000V	CF			02	FB	000E2		CALLS	#2, APPEND_RAD50	
	51		13	A6	9E	000E7		MOVAB	P.AAB, R1	0501
	50			02	D0	000EB		MOVL	#2, R0	
				69	16	000EE		JSB	APPEND_STRING	
	51			04	D0	000F0		MOVL	#4, OFFSET	0507

		52		54	3C	000F3	MOVZWL	OPCODE, R2	
				55	D4	000F6	CLRL	R5	
		FD	8F	52	91	000F8	CMPB	R2, #253	
				0B	13	000FC	BEQL	12%	
				55	D6	000FE	INCL	R5	
		50		6142	7E	00100	MOVAQ	(OFFSET)[R2], R0	
		50		57	C0	00104	ADDL2	R7, R0	
				0C	11	00107	BRB	13%	
	50	52		F8	8F	00109	ASHL	#-8, R2, R0	
		50		6140	7E	0010E	MOVAQ	(OFFSET)[R0], R0	
		50		58	C0	00112	ADDL2	R8, R0	
54	60	04		00	EF	00115	EXTZV	#0, #4, (R0), R4	
				53	D4	0011A	CLRL	I	
				3B	11	0011C	BRB	17%	
				52	DD	0011E	PUSHL	R2	0510
				53	DD	00120	PUSHL	I	
	0000V	CF		02	FB	00122	CALLS	#2, INS_OPERAND	
		68		50	E9	00127	BLBC	STATUS, -22%	
				53	D5	0012A	TSTL	I	0512
				2B	13	0012C	BEQL	17%	
		51		04	D0	0012E	MOVL	#4, OFFSET	
		09		55	E9	00131	BLBC	R5, 15%	
		50		6142	7E	00134	MOVAQ	(OFFSET)[R2], R0	
		50		57	C0	00138	ADDL2	R7, R0	
				0C	11	0013B	BRB	16%	
	50	52		F8	8F	0013D	ASHL	#-8, R2, R0	
		50		6140	7E	00142	MOVAQ	(OFFSET)[R0], R0	
		50		58	C0	00146	ADDL2	R8, R0	
53	60	04		00	ED	00149	CMPZV	#0, #4, (R0), I	
				09	15	0014E	BLEQ	17%	
		51		15	A6	00150	MOVAB	P.AAC, R1	0514
		50		01	D0	00154	MOVL	#1, R0	
				69	16	00157	JSB	APPEND_STRING	
	C1	53		54	F3	00159	AOBLEQ	R4, I, -14%	0507
		8F		52	B1	0015D	CMPW	R2, #143	0522
				0E	13	00162	BEQL	18%	
		00AF	8F	52	B1	00164	CMPW	R2, #175	0523
				07	13	00169	BEQL	18%	
		00CF	8F	52	B1	0016B	CMPW	R2, #207	0524
				09	12	00170	BNEQ	19%	
		50		04	A6	00172	MOVL	LAST LITERAL VALUE, R0	0526
		5B		02	AB40	3E	MOVAW	2(STREAM_PTR)[R0], STREAM_PTR	
		03		6C	91	0017B	CMPB	(AP), #3	0532
				0B	1F	0017E	BLSSU	20%	
				0C	AC	00180	TSTL	12(AP)	
				06	13	00183	BEQL	20%	
	0C	BC		02	A6	00185	SUBW3	USER_BUFFER_LEFT, USER_BUFFER_SIZE, @RETLEN	0534
		04	66		5B	0018B	MOVL	STREAM_PTR, @STREAM_PNTR	0536
			BC		01	0018F	MOVL	#1, R0	0538
		50			04	00192	RET		0540

; Routine Size: 403 bytes, Routine Base: Z\$DEBUG_CODE + 001E

```
0541 1 %SBTTL 'INS_OPERAND - Output instruction's operand'
0542 1 ROUTINE ins_operand(index, opcode): ptr_linkage =
0543 1
0544 1 ---
0545 1     Print out a reference to an instruction operand.
0546 1
0547 1 Warning:
0548 1
0549 1     1) there is code in the 'deferred' macro which will cease
0550 1         to work when/if we change the representation of true
0551 1         and false.
0552 1     2) the local macros, below, check for the indicated addressing
0553 1         modes only given that they appear in the code where they
0554 1         do - ie, the checks take advantage of what we know about
0555 1         which cases we have already eliminated, etc.
0556 1
0557 1 Inputs:
0558 1
0559 1     stream_ptr = a byte pointer to the first byte of the instruction
0560 1                 stream which begins the reference to this operand.
0561 1                 this byte is what we refer to as the dominant mode.
0562 1     index = ordinal of which operand we are on. this is needed to
0563 1             decide the 'context' for this operand if pc-relative
0564 1             addressing mode is used.
0565 1     opcode = The opcode we are currently working on.
0566 1             (This parameter has already been validated.)
0567 1
0568 1 Outputs:
0569 1
0570 1     R0 = status code
0571 1     The stream_ptr is incremented to reflect how much of the instruction
0572 1     stream we have 'eaten up'. This pointer should point to the beginning
0573 1     of either the next instruction, or the next operand reference,
0574 1     depending on how many operands the current instruction has.
0575 1 ---
0576 1
0577 2 BEGIN
0578 2
0579 2     Local macros used to check for the indicated addressing modes.
0580 2
0581 2
0582 2
0583 2 MACRO
0584 2     registr(mode)                ! register mode addressing.
0585 2         = (mode EQL 5) %,
0586 2     deferred(mode)              ! those which begin with 'a' are
0587 2         = (mode LSS 0 AND mode)%,
0588 2         9 - @ (rn)+,
0589 2         b - @byte(rn),
0590 2         d - @word(rn),
0591 2         f - @long(rn),
0592 2         or any of these + indexing.
0593 2         the thing which is common to only these
0594 2         modes is that they all have the sign
0595 2         bit set and are odd!
0596 2
0597 2     autodec(mode)                ! see if mode is auto decrement.
```



```
361 0598      = (mode EQL 7)%,      ! this check is right from srm.
362 0599
363 0600      autoinc(mode)          ! mode is auto increment
364 0601      = (mode LSS 0)%;
365 0602
366 0603      ! this check depends upon the fact that
367 0604      ! we extracted the mode with sign extension,
368 0605      ! and that we have already eliminated
369 0606      ! many of the other possibilities.
370 0607
371 0608      EXTERNAL REGISTER
372 0609      stream_ptr=11: REF BLOCK [,BYTE]; ! Points to the instruction stream
373 0610
374 0611      LOCAL
375 0612      flag,          ! indicates which type of displacement we have.
376 0613      displ,        ! the actual displacement.
377 0614      disp_size,   ! the size, in bytes, of a displacement.
378 0615      dom_oprnd,    ! operand which we extract from the
379 0616                  ! dominant mode byte. it may be rn,
380 0617                  ! rx, or a literal. (srm notation).
381 0618      dom_mode;     ! the primary addressing mode comes from
382 0619                  ! this dominant byte as well.
383 0620
384 0621      ! We have to consider the possibility of
385 0622      ! so-called 'branch type' addressing first
386 0623      ! before anything else because otherwise you cannot
387 0624      ! differentiate short literal from byte displacement
388 0625      ! branching.
389 0626
390 0627
391 0628      IF branch_type(.index, .opcode)      ! If we can output branch operand,
392 0629      THEN
393 0630          RETURN ss$_normal;              ! Return with updated stream pointer
394 0631
395 0632
396 0633      ! See that we can access at least the operand byte.
397 0634
398 0635
399 0636      probe(.stream_ptr, 1);              ! Return if we can't read the operand
400 0637
401 0638
402 0639      ! Extract the needed fields from the first byte of
403 0640      ! the operand specifier. We extract some fields
404 0641      ! with sign extension simply because that makes
405 0642      ! making various tests more convenient.
406 0643
407 0644
408 0645      dom_mode = .stream_ptr [amode];
409 0646      dom_oprnd = .stream_ptr [areg];
410 0647
411 0648
412 0649      ! Take special action for indexing mode.
413 0650
414 0651
415 0652      IF .dom_mode EQL indexing_mode
416 0653      THEN
417 0654          BEGIN
```

```
418 0655 3 ! handle indexing mode recursively.
419 0656
420 0657 stream_ptr = stream_ptr [next_field(1)];
421 0658 return_if_error(ins_operand(.index, .opcode));
422 0659 put_reg(.dom_oprnd, "square_brackets");
423 0660 RETURN ss$_normal;
424 0661 END;
425 0662
426 0663 ! Simple modes are easier:
427 0664
428 0665 ! First see if there will be a literal or displacement in the operand.
429 0666
430 0667 return_if_error(displacement(flag, displ, disp_size, .index, .opcode));
431 0668
432 0669 ! Begin checking for the addressing modes which begin
433 0670 ! with special characters since we have to print them
434 0671 ! first. We try to handle similar cases with the same
435 0672 ! code, getting the differences out of the way first.
436 0673
437 0674 IF deferred(.dom_mode)
438 0675 THEN
439 0676     append('@')
440 0677 ELSE
441 0678     IF autodec(.dom_mode)
442 0679     THEN
443 0680         append('-');
444 0681
445 0682 ! Next we have to consider displacements or literals.
446 0683 ! Whether or not this is the case has already been
447 0684 ! determined in the call to 'displacement', above.
448 0685
449 0686 IF .flag
450 0687 THEN
451 0688     BEGIN
452 0689         ! There is a literal, so print it.
453 0690         ! The flag value returned by displacement()
454 0691         ! distinguishes when there should be a '#',
455 0692         ! as opposed to when the number is actually
456 0693         ! a displacement off a register.
457 0694
458 0695         IF .flag GTR 0 ! If its a literal,
459 0696         THEN
460 0697             BEGIN
461 0698                 append('#');
462 0699
463 0700             ! except for @# mode, Make .dom_oprnd neg pc_reg so that
464 0701             ! later only checking that will also tell us
465 0702             ! that .flag is gtr 0.
466 0703
467 0704             IF not deferred(.dom_mode)
468 0705             THEN
469 0706                 dom_oprnd = pc_reg + 1;
470 0707             END
471 0708         ELSE ! Else, for displacements,
472 0709         BEGIN
473 0710             OWN
474 0711                 displ_id: VECTOR[4,BYTE]
```

```
475 0712 4 INITIAL( BYTE( 'B', 'W', '?', 'L' ) );
476 0713 4
477 0714 4 ! Print an indication of the displacement size.
478 0715 4
479 0716 4 append_string(1, displ_id [.disp_size-1]);
480 0717 4 append('A');
481 0718 4 END;
482 0719 4
483 0720 4 ! Output here is always "displ(reg)", for non-PC
484 0721 4 ! displacements, and just "effective", otherwise.
485 0722 4
486 0723 4 IF .dom_oprnd EQL pc_reg ! If PC relative or absolute,
487 0724 4 THEN
488 0725 4 BEGIN
489 0726 4 IF .flag LSS 0 ! If PC relative,
490 0727 4 THEN
491 0728 4 BEGIN
492 0729 4 disp_size = 4;
493 0730 4 displ = .displ + .stream_ptr; ! Make an effective address
494 0731 4 append_address(.displ, 0); ! Output relative address
495 0732 4 END
496 0733 4 ELSE ! Else, if absolute address,
497 0734 4 append_address(.displ, 1); ! Output absolute address
498 0735 4
499 0736 4 END
500 0737 4 ELSE
501 0738 4 BEGIN
502 0739 4 ! Literals or real (non-PC) displacement modes.
503 0740 4
504 0741 4 append_hex(.displ, .disp_size); ! Output literal or offset,
505 0742 4 last_literal_value = .displ; ! Save last literal value
506 0743 4
507 0744 4 IF .flag LSS 0 ! If relative (from register),
508 0745 4 THEN
509 0746 4 put_reg(.dom_oprnd, round_brackets);
510 0747 4 END;
511 0748 4 END
512 0749 4
513 0750 4 ! No literal or displacement -> we must have some type of
514 0751 4 ! register reference. Sort out the few cases and print them.
515 0752 4
516 0753 4 ELSE
517 0754 4 IF registr(.dom_mode)
518 0755 4 THEN
519 0756 4 put_reg(.dom_oprnd, no_brackets)
520 0757 4 ELSE
521 0758 4 BEGIN
522 0759 4 put_reg(.dom_oprnd, round_brackets);
523 0760 4 IF autoinc(.dom_mode)
524 0761 4 THEN
525 0762 4 append('+');
526 0763 4 END;
527 0764 4
528 0765 4 RETURN ss$normal;
529 0766 4
530 0767 4 END;
```



```

40 001B1 P.AAD: .ASCII \2\
2D 001B2 P.AAE: .ASCII \- \
23 001B3 P.AAF: .ASCII \# \
2B 001B4 P.AAG: .ASCII \+ \

```

PC	Op	Op2	Op3	Op4	Op5	Op6	Op7	Op8	Op9	Op10	Op11	Op12	Op13	Op14	Op15	Op16	Op17	Op18	Op19	Op20	Op21	Op22	Op23	Op24	Op25	Op26	Op27	Op28	Op29	Op30	Op31	Op32	Op33	Op34	Op35	Op36	Op37	Op38	Op39	Op40	Op41	Op42	Op43	Op44	Op45	Op46	Op47	Op48	Op49	Op50	Op51	Op52	Op53	Op54	Op55	Op56	Op57	Op58	Op59	Op60	Op61	Op62	Op63	Op64	Op65	Op66	Op67	Op68	Op69	Op70	Op71	Op72	Op73	Op74	Op75	Op76	Op77	Op78	Op79	Op80	Op81	Op82	Op83	Op84	Op85	Op86	Op87	Op88	Op89	Op90	Op91	Op92	Op93	Op94	Op95	Op96	Op97	Op98	Op99	Op100	Op101	Op102	Op103	Op104	Op105	Op106	Op107	Op108	Op109	Op110	Op111	Op112	Op113	Op114	Op115	Op116	Op117	Op118	Op119	Op120	Op121	Op122	Op123	Op124	Op125	Op126	Op127	Op128	Op129	Op130	Op131	Op132	Op133	Op134	Op135	Op136	Op137	Op138	Op139	Op140	Op141	Op142	Op143	Op144	Op145	Op146	Op147	Op148	Op149	Op150	Op151	Op152	Op153	Op154	Op155	Op156	Op157	Op158	Op159	Op160	Op161	Op162	Op163	Op164	Op165	Op166	Op167	Op168	Op169	Op170	Op171	Op172	Op173	Op174	Op175	Op176	Op177	Op178	Op179	Op180	Op181	Op182	Op183	Op184	Op185	Op186	Op187	Op188	Op189	Op190	Op191	Op192	Op193	Op194	Op195	Op196	Op197	Op198	Op199	Op200	Op201	Op202	Op203	Op204	Op205	Op206	Op207	Op208	Op209	Op210	Op211	Op212	Op213	Op214	Op215	Op216	Op217	Op218	Op219	Op220	Op221	Op222	Op223	Op224	Op225	Op226	Op227	Op228	Op229	Op230	Op231	Op232	Op233	Op234	Op235	Op236	Op237	Op238	Op239	Op240	Op241	Op242	Op243	Op244	Op245	Op246	Op247	Op248	Op249	Op250	Op251	Op252	Op253	Op254	Op255	Op256	Op257	Op258	Op259	Op260	Op261	Op262	Op263	Op264	Op265	Op266	Op267	Op268	Op269	Op270	Op271	Op272	Op273	Op274	Op275	Op276	Op277	Op278	Op279	Op280	Op281	Op282	Op283	Op284	Op285	Op286	Op287	Op288	Op289	Op290	Op291	Op292	Op293	Op294	Op295	Op296	Op297	Op298	Op299	Op300	Op301	Op302	Op303	Op304	Op305	Op306	Op307	Op308	Op309	Op310	Op311	Op312	Op313	Op314	Op315	Op316	Op317	Op318	Op319	Op320	Op321	Op322	Op323	Op324	Op325	Op326	Op327	Op328	Op329	Op330	Op331	Op332	Op333	Op334	Op335	Op336	Op337	Op338	Op339	Op340	Op341	Op342	Op343	Op344	Op345	Op346	Op347	Op348	Op349	Op350	Op351	Op352	Op353	Op354	Op355	Op356	Op357	Op358	Op359	Op360	Op361	Op362	Op363	Op364	Op365	Op366	Op367	Op368	Op369	Op370	Op371	Op372	Op373	Op374	Op375	Op376	Op377	Op378	Op379	Op380	Op381	Op382	Op383	Op384	Op385	Op386	Op387	Op388	Op389	Op390	Op391	Op392	Op393	Op394	Op395	Op396	Op397	Op398	Op399	Op400	Op401	Op402	Op403	Op404	Op405	Op406	Op407	Op408	Op409	Op410	Op411	Op412	Op413	Op414	Op415	Op416	Op417	Op418	Op419
----	----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

			1C 12 00090	BNEQ	12\$	
		08	AE D5 00092	TSTL	FLAG	0726
			0B 18 00095	BGEQ	10\$	
	04	6E	04 D0 00097	MOVL	#4, DISP_SIZE	0729
		AE	5B C0 0009A	ADDL2	STREAM_PTR, DISPL	0730
			7E D4 0009E	CLRL	-(SP)	0731
			02 11 000A0	BRB	11\$	
			01 DD 000A2 10\$:	PUSHL	#1	0734
		08	AE DD 000A4 11\$:	PUSHL	DISPL	
0000V	CF		02 FB 000A7	CALLS	#2, APPEND_ADDRESS	
			3F 11 000AC	BRB	16\$	0723
			6E DD 000AE 12\$:	PUSHL	DISP_SIZE	0741
		08	AE DD 000B0	PUSHL	DISPL	
0000V	CF		02 FB 000B3	CALLS	#2, APPEND_HEX	
FD99	CF		04 AE D0 000B8	MOVL	DISPL, LAST_LITERAL_VALUE	0742
		08	AE D5 000BE	TSTL	FLAG	0744
			2A 18 000C1	BGEQ	16\$	
			7E D4 000C3	CLRL	-(SP)	0746
			07 11 000C5	BRB	14\$	
	05		52 D1 000C7 13\$:	CMPL	DOM_MODE, #5	0754
			0B 12 000CA	BNEQ	15\$	
			01 DD 000CC	PUSHL	#1	0756
			54 DD 000CE 14\$:	PUSHL	DOM_OPRND	
0000V	CF		02 FB 000D0	CALLS	#2, PUT_REG	
			16 11 000D5	BRB	16\$	
			7E D4 000D7 15\$:	CLRL	-(SP)	0759
			54 DD 000D9	PUSHL	DOM_OPRND	
0000V	CF		02 FB 000DB	CALLS	#2, PUT_REG	
	0A		53 E9 000E0	BLBC	R3, 16\$	0760
	51	FF18	CF 9E 000E3	MOVAB	P.AAG, R1	0762
	50		01 D0 000E8	MOVL	#1, R0	
			66 16 000EB	JSB	APPEND_STRING	
	50		01 D0 000ED 16\$:	MOVL	#1, R0	0765
			04 000F0	RET		0767

; Routine Size: 241 bytes, Routine Base: Z\$DEBUG_CODE + 01B5

```
0768 1 $SBTTL 'BRANCH_TYPE - Handle branch operands'
0769 1 ROUTINE branch_type(index, opcode): ptr_linkage =
0770 1
0771 1 ---
0772 1     Decide if the current operand is using branch type
0773 1     addressing.  If so, print out the reference and
0774 1     look after all the details.  Otherwise return 0
0775 1     and let someone else handle it.
0776 1
0777 1     Inputs:
0778 1
0779 1     stream_ptr = a pointer to the current dominant mode byte.
0780 1     index = which operand (ordinal) we're working on.
0781 1     opcode = The opcode we are currently working on.
0782 1             (This parameter has already been validated.)
0783 1
0784 1     Routine value:
0785 1
0786 1     Routine value is true if the current operand is a branch, else false.
0787 1
0788 1     If the current operand is a branch, the reference is appended
0789 1     to the output buffer and the stream pointer is updated.
0790 1     --
0791 1
0792 1 BEGIN
0793 1
0794 1 EXTERNAL REGISTER
0795 1     stream_ptr=11;                                ! Points to the instruction stream
0796 1
0797 1 LOCAL
0798 1     n_ops,                                ! number of operands for current opcode
0799 1     disp_size,                            ! size of branch operand, in bytes.
0800 1     displ;                                ! the actual branch displacement.
0801 1
0802 1 ! There is no point in even considering branch type
0803 1 ! addressing unless we're on the last operand for
0804 1 ! this instruction.
0805 1
0806 1 n_ops = .lib$gb_opinfo [.opcode, op_numops];
0807 1
0808 1 IF .n_ops NEQ .index
0809 1 THEN
0810 1     RETURN false;
0811 1
0812 1 ! Now we know we can take the op_br_type field literally.
0813 1 ! it contains the number of bytes used for the branch
0814 1 ! displacement.  0 in this field indicates that
0815 1 ! this opcode has no branch type operands.
0816 1
0817 1 disp_size = .lib$gb_opinfo [.opcode, op_br_type];
0818 1
0819 1 IF .disp_size EQL no_branch
0820 1 THEN
0821 1     RETURN false;
0822 1
0823 1 probe(.stream_ptr,.disp_size);                    ! Exit if we can't read displacement
0824 1
```



```
589 0825 2 |
590 0826 ~ | Success! We have discovered a case of branch type addressing.
591 0827 ~ | handle this by simply extracting the field, (with sign
592 0828 ~ | extension as per srm), printing out the reference,
593 0829 ~ | and returning a pointer to the next instruction.
594 0830 ~ |
595 0831 ~ |
596 0832 ~ | displ = .(.stream_ptr)<0,..disp_size*8,1>;
597 0833 ~ | stream_ptr = .stream_ptr + .disp_size;
598 0834 ~ |
599 0835 ~ | append_address(.stream_ptr + .displ, 0); ! Output relative address
600 0836 ~ |
601 0837 ~ | RETURN true;
602 0838 ~ |
603 0839 1 | END;
```

```
003C 00000 BRANCH_TYPE:
55 00000000G EF 9E 00002 .WORD Save R2,R3,R4,R5 ; 0769
54 00000000G EF 9E 00009 MOVAB LIB$GB_OPINFO1, R5
52 04 D0 00010 MOVAB LIB$GB_OPINFO2, R4
51 08 AC D0 00013 MOVL #4, OFFSET ; 0806
51 53 D4 00017 MOVL OPCODE, R1
FD 8F 51 91 00019 CLRL R3
0B 13 0001D CMPB R1, #253
53 D6 0001F BEQL 1$
50 6241 7E 00021 INCL R3
50 55 C0 00025 MOVAQ (OFFSET)[R1], R0
0C 11 00028 ADDL2 R5, R0
50 51 F8 8F 78 0002A 1$: BRB 2$
50 6240 7E 0002F ASHL #-8, R1, R0
50 54 C0 00033 MOVAQ (OFFSET)[R0], R0
50 04 00 00036 ADDL2 R4, R0
04 AC 50 D1 0003B EXTZV #0, #4, (R0), N_OPS ; 0808
3C 12 0003F CMPL N_OPS, INDEX
52 07 D0 00041 BNEQ 5$
09 53 E9 00044 MOVL #7, OFFSET ; 0817
50 6241 7E 00047 BLBC R3, 3$
50 55 C0 0004B MOVAQ (OFFSET)[R1], R0
0C 11 0004E ADDL2 R5, R0
50 51 F8 8F 78 00050 3$: BRB 4$
50 6240 7E 00055 ASHL #-8, R1, R0
50 54 C0 00059 MOVAQ (OFFSET)[R0], R0
50 04 EF 0005C ADDL2 R4, R0
50 1A 13 00061 EXTZV #4, #4, (R0), DISP_SIZE ; 0819
52 51 50 03 78 00063 BEQL 5$ ; 0832
51 00 EE 00067 ASHL #3, DISP_SIZE, R1
5B 50 C0 0006C EXTV #0, R1, (STREAM_PTR), DISPL ; 0833
7E D4 0006F ADDL2 DISP_SIZE, STREAM_PTR ; 0835
624B 9F 00071 CLRL -(SP)
0000V CF 02 FB 00074 PUSHAB (DISPL)[STREAM_PTR]
50 01 D0 00079 CALLS #2, APPEND_ADDRESS ; 0837
04 0007C MOVL #1, R0
RET
```

LIB\$INS_DECODE
V04-000

Instruction decoder
BRANCH_TYPE - Handle branch operands

1 9
16-Sep-1984 01:52:32
14-Sep-1984 13:08:53

VAX-11 Bliss-32 V4.0-742
DISK\$VMSMASTER:[SDA.SRC]DECODE.B32;1

Page 23
(5)

50 04 0007D 58: CLRL R0
04 0007F RET

: 0839
:

; Routine Size: 128 bytes, Routine Base: Z\$DEBUG_CODE + 02A6

```
605 0840 1 %SBTTL 'DISPLACEMENT - Determine size of operand'
606 0841 1 ROUTINE displacement (flag, displ, ptr_disp_size, index, opcode): ptr_linkage =
607 0842 1
608 0843 1 |---
609 0844 1 |
610 0845 1 |       Return any displacement associated with the current operand of the
611 0846 1 |       current instruction. Note that for short literals, the literal is returned
612 0847 1 |       in DISPL; for displacement mode instructions, the actual displacement is
613 0848 1 |       returned in DISPL; and for PC Mode instructions, the displacement is returned
614 0849 1 |       in DISPL. For other mode instructions, the routine effectively No-ops.
615 0850 1 |
616 0851 1 |       Inputs:
617 0852 1 |
618 0853 1 |       stream_ptr = Where the current operand specifier starts.
619 0854 1 |       flag = Where we indicate the displacement type
620 0855 1 |       displ = Where we put the actual displacement
621 0856 1 |       ptr_disp_size = Number of bytes in the displacement
622 0857 1 |       index = Designates the current operand
623 0858 1 |       opcode = Number of opcode of current instruction
624 0859 1 |
625 0860 1 |       Outputs:
626 0861 1 |
627 0862 1 |       RO = status code
628 0863 1 |       flag = 1 if literal, -1 if displacement, 0 otherwise
629 0864 1 |       displ = Displacement or literal value
630 0865 1 |       ptr_disp_size = Number of bytes of displacement
631 0866 1 |
632 0867 1 |       The stream pointer is updated to the next operand or address
633 0868 1 |       of the same operand if a displacement wasn't found.
634 0869 1 |---
635 0870 1
636 0871 2 BEGIN
637 0872 2
638 0873 2 MACRO
639 0874 2     short_literal_mode = (.mode LEQ 3 AND .mode GEQ 0)%
640 0875 2     displacement_mode = (.mode LEQ 15 AND .mode GEQ 10)%
641 0876 2     pc_mode = (.reg EQL pc_reg AND (.mode EQL 8 OR .mode EQL 9))%
642 0877 2
643 0878 2 EXTERNAL REGISTER
644 0879 2     stream_ptr=11: REF BLOCK [,BYTE];    ! Points to the instruction stream
645 0880 2
646 0881 2 MAP
647 0882 2     flag:      REF VECTOR,
648 0883 2     displ:     REF BLOCK,
649 0884 2     opcode:    BLOCK,
650 0885 2     ptr_disp_size: REF VECTOR;
651 0886 2
652 0887 2 LOCAL
653 0888 2     reg;          ! Register in operand specifier
654 0889 2     mode;         ! Mode in operand specifier
655 0890 2
656 0891 2     reg = .stream_ptr [areg];
657 0892 2     mode = .stream_ptr [dspl_mode];
658 0893 2
659 0894 2     ! Get past operand specifier byte
660 0895 2
661 0896 2     stream_ptr = stream_ptr [next_field(1)];
```



```

662 0897
663 0898
664 0899
665 0900
666 0901
667 0902
668 0903
669 0904
670 0905
671 0906
672 0907
673 0908
674 0909
675 0910
676 0911
677 0912
678 0913
679 0914
680 0915
681 0916
682 0917
683 0918
684 0919
685 0920
686 0921
687 0922
688 0923
689 0924
690 0925
691 0926
692 0927
693 0928
694 0929
695 0930
696 0931
697 0932
698 0933
699 0934
700 0935
701 0936
702 0937
703 0938
704 0939
705 0940
706 0941
707 0942
708 0943
709 0944
710 0945
711 0946
712 0947
713 0948
714 0949
715 0950
716 0951
717 0952
718 0953

SELECTONE true OF
SET
[short_literal_mode]:
    BEGIN
    ! Short literals only allowed on read-only operands
    IF .lib$gb_opinfo [.opcode, op_datatype(.index)] NEQ access_r
    THEN
        RETURN lib$numinstran; ! then return invalid instruction
    ! Extract the number from operand specifier
    displ [0,0,32,0] = .mode<0,2,0>^4 OR .reg;
    flag [0] = 1; ! Say its a literal
    ptr_disp_size [0] = 1;
    RETURN ss$_normal;
    END;
[displacement_mode]:
    BEGIN
    flag [0] = -1; ! Say its a displacement
    ptr_disp_size [0] =
        (CASE .mode FROM 10 TO 15 OF
            SET
            [12,13]: 2; ! 2 bytes of displacement info
            [14,15]: 4; ! 4 bytes of displacement info
            [INRANGE]: 1; ! 1 byte of displacement info
            TES);
    ! Save off the displacement
    block [.displ,0,0,32,0] = .stream_ptr [0,0,8*.ptr_disp_size [0],1];
    stream_ptr = stream_ptr [next_field(.ptr_disp_size [0])];
    RETURN ss$_normal;
    END;
[pc_mode]:
    BEGIN
    flag [0] = 1; ! Say its a literal
    IF .mode EQL 9
    THEN
        ptr_disp_size [0] = 4 ! 4 bytes of address
        ! Else amount of displacement is dependent upon instruction
    ELSE
        ptr_disp_size [0] = ins_context(.index, .opcode);
        block [.displ,0,0,32,0] = .stream_ptr [0,0,8*MIN(.ptr_disp_size [0], 4), 0];
        IF .ptr_disp_size [0] GTR 4
        THEN
            RETURN lib$numtrunc; ! Can't handle quad or octawords yet.
            stream_ptr = stream_ptr [next_field(.ptr_disp_size [0])];
            RETURN ss$_normal;
        END;
    END;
[OTHERWISE]:
    BEGIN
    ! None of the above, so No op.
    ! Not a displacement
    flag [0] = 0;
    ptr_disp_size [0] = 0;
    displ [0,0,32,0] = 0;
    ! Back over the byte we advanced over earlier
    stream_ptr = stream_ptr [next_field(0)];
    RETURN ss$_normal;
    END;
TES;

```

				003C 00000	DISPLACEMENT:			
54	6B	04	00	EF	00002	WORD	Save R2,R3,R4,R5	0841
50	8B	04	04	EF	00007	EXTZV	#0, #4, (STREAM_PTR), REG	0891
		03	52	D4	0000C	EXTZV	#4, #4, (STREAM_PTR)+, MODE	0892
			50	D1	0000E	CLRL	R2	0900
			02	14	00011	CMPL	MODE, #3	
			52	D6	00013	BGTR	1\$	
			51	D4	00015	INCL	R2	
			50	D5	00017	CLRL	R1	
			02	19	00019	TSTL	MODE	
			51	D6	0001B	BLSS	2\$	
		53	52	D2	0001D	INCL	R1	
		51	53	CA	00020	MCOML	R2, R3	
		01	51	D1	00023	BICL2	R3, R1	
			63	12	00026	CMPL	R1, #1	
	51	10	AC	02	C7	BNEQ	6\$	
			51	04	C0	DIVL3	#2, INDEX, R1	0903
			52	14	AC	ADDL2	#4, OFFSET	
		FD	8F	52	91	MOVL	OPCODE, R2	
			0E	13	00034	CMPB	R2, #253	
			52	61	7E	BEQL	3\$	
			51	00000000GEF	42	MOVAQ	(OFFSET)[R2], R2	
				11	11	MOVAB	LIB\$GB_OPINF01[R2], R1	
			52	F8	8F	BRB	4\$	
			51	61	7E	ASHL	#-8, R2, R2	
			51	00000000GEF	41	MOVAQ	(OFFSET)[R2], R1	
			01	00	EF	MOVAB	LIB\$GB_OPINF02[R1], R1	
53	10	AC	53	04	C4	EXTZV	#0, #1, INDEX, R3	
			53	03	C0	MULL2	#4, R3	
52		61	01	53	EF	ADDL2	#3, R3	
			01	52	D1	EXTZV	R3, #1, (R1), R2	
				04	13	CMPL	R2, #1	
			50	02	D0	BEQL	5\$	
				04	00072	MOVL	#2, R0	0905
			02	00	EF	RET		
50	50		10	C4	00078	EXTZV	#0, #2, MODE, R0	0907
	0B	BC	50	54	C9	MULL2	#16, R0	
			04	01	D0	BISL3	REG, R0, @DISPL	
		04	BC	01	D0	MOVL	#1, @FLAG	0908
		0C	BC	01	D0	MOVL	#1, @PTR_DISP_SIZE	0909
			00	C2	31	BRW	23\$	0910
			52	D4	0008B	CLRL	R2	0912
		0F	50	D1	0008D	CMPL	MODE, #15	
			02	14	00090	BGTR	7\$	
			52	D6	00092	INCL	R2	
			51	D4	00094	CLRL	R1	
		0A	50	D1	00096	CMPL	MODE, #10	
			02	19	00099	BLSS	8\$	
			51	D6	0009B	INCL	R1	
		53	52	D2	0009D	MCOML	R2, R3	
		51	53	CA	000A0	BICL2	R3, R1	

		01	51	D1	000A3		CMPL	R1, #1		
			32	12	000A6		BNEQ	14\$		
		04	BC	01	000A8		MNEGL	#1, @FLAG		0914
000C	05	0A	50	CE	000AC		CASEL	MODE, #10, #5		0916
	000C	0016	0016	CF	000B0	9\$:	.WORD	12\$-9\$,-		
		0011	0011		000B8			12\$-9\$,-		
								10\$-9\$,-		
								10\$-9\$,-		
								11\$-9\$,-		
								11\$-9\$,-		
		51	02	D0	000BC	10\$:	MOVL	#2, R1		
			08	11	000BF		BRB	13\$		
		51	04	D0	000C1	11\$:	MOVL	#4, R1		
			03	11	000C4		BRB	13\$		
		51	01	D0	000C6	12\$:	MOVL	#1, R1		
		BC	51	D0	000C9	13\$:	MOVL	R1, @PTR_DISP_SIZE		
08	BC	51	03	78	000CD		ASHL	#3, @PTR_DISP_SIZE, R1		0923
			00	EE	000D2		EXTV	#0, R1, (STREAM_PTR), @DISPL		
			64	11	000D8		BRB	21\$		0924
			53	D4	000DA	14\$:	CLRL	R3		0927
		0F	54	D1	000DC		CMPL	REG, #15		
			02	12	000DF		BNEQ	15\$		
			53	D6	000E1		INCL	R3		
			52	D4	000E3	15\$:	CLRL	R2		
		08	50	D1	000E5		CMPL	MODE, #8		
			02	12	000E8		BNEQ	16\$		
			52	D6	000EA		INCL	R2		
			51	D4	000EC	16\$:	CLRL	R1		
		09	50	D1	000EE		CMPL	MODE, #9		
			02	12	000F1		BNEQ	17\$		
		51	51	D6	000F3		INCL	R1		
		55	52	C8	000F5	17\$:	BISL2	R2, R1		
		51	53	D2	000F8		MCOML	R3, R5		
		01	55	CA	000FB		BICL2	R5, R1		
			51	D1	000FE		CMPL	R1, #1		
			41	12	00101		BNEQ	22\$		
		04	BC	01	D0	00103	MOVL	#1, @FLAG		0929
		09	50	D1	00107		CMPL	MODE, #9		0930
			06	12	0010A		BNEQ	18\$		
		0C	BC	04	D0	0010C	MOVL	#4, @PTR_DISP_SIZE		0932
			0D	11	00110		BRB	19\$		
		7E	10	AC	7D	00112	18\$:	MOVQ	INDEX, -(SP)	0935
		CF		02	FB	00116	CALLS	#2, INS CONTEXT		
		0C		50	D0	0011B	MOVL	R0, @PTR_DISP_SIZE		
		50	0C	BC	D0	0011F	19\$:	MOVL	@PTR_DISP_SIZE, R0	0936
		04		50	D1	00123	CMPL	R0, #4		
				03	15	00126	BLEQ	20\$		
		50		04	D0	00128	MOVL	#4, R0		
		50		08	C4	0012B	20\$:	MULL2	#8, R0	
08	BC	50		00	EF	0012E	EXTZV	#0, R0, (STREAM_PTR), @DISPL		
		04	0C	BC	D1	00134	CMPL	@PTR_DISP_SIZE, #4		0937
				04	15	00138	BLEQ	21\$		
		50		04	D0	0013A	MOVL	#4, R0		0939
				04	04	0013D	RET			
		5B	0C	BC	C0	0013E	21\$:	ADDL2	@PTR_DISP_SIZE, STREAM_PTR	0940
				09	11	00142	BRB	23\$		0941
			04	BC	D4	00144	22\$:	CLRL	@FLAG	0945

LIB\$INS_DECODE
V04-000

Instruction decoder
DISPLACEMENT - Determine size of operand

N 9
16-Sep-1984 01:52:32
14-Sep-1984 13:08:53

VAX-11 Bliss-32 V4.0-742
DISK\$VMSMASTER:[SDA.SRC]DECODE.B32;1

Page 28
(6)

	0C	BC	D4	00147	CLRL	@PTR_DISP_SIZE	:	0946
	08	BC	D4	0014A	CLRL	@DISPL	:	0947
50		01	D0	0014D	MOVL	#1, R0	:	0950
			04	00150	RET		:	0954

; Routine Size: 337 bytes, Routine Base: Z\$DEBUG_CODE + 0326

```
0955 1 %SBTTL 'INS_CONTEXT - Determine operand type'
0956 1 ROUTINE ins_context (index, opcode) =
0957 1
0958 1 ---
0959 1 This routine decides what context applies to the given
0960 1 operand for a specific opcode. It is used because we need
0961 1 to know whether a pc-relative mode for this operand would
0962 1 require a byte, word, longword, or quadword operand.
0963 1
0964 1 Inputs:
0965 1
0966 1     index = Which operand we're dealing with. This number
0967 1             must be 1, 2, ... 6.
0968 1     opcode = The opcode we are currently working on.
0969 1             (This parameter has already been validated.)
0970 1
0971 1 Routine value:
0972 1
0973 1     If some error is detected, we return false. Otherwise we return
0974 1     the number of bytes from the instruction stream that the current
0975 1     operand reference should consume.
0976 1
0977 1     The value, 0 to 3, stored in the op_context field is simply
0978 1     our encoding of 4 values into a 2-bit field. The 'number of
0979 1     bytes' entry, above, is the number we are actually after.
0980 1
0981 1 --
0982 2 BEGIN
0983 2
0984 2 check for any of the following error conditions:
0985 2 1) we don't recognize this opcode.
0986 2 2) we don't have enough information about it.
0987 2     (ie - it is reserved or yet to be defined).
0988 2 3) we know about it, but don't believe that it
0989 2     should have as many operands as what
0990 2     'index' implies. this check is necessary
0991 2     because the 'nul' entry in the opinfo
0992 2     declaration macros results in the same value
0993 2     being encoded as the 'byt' ones do. since
0994 2     we can cross-check for this error at this
0995 2     point (by looking at the op_numops entry for
0996 2     this opcode), it did not seem worth taking up more
0997 2     bits in the opinfo table to differentiate 'nul'
0998 2     and the others.
0999 2
1000 2
1001 2
1002 2 IF .lib$gb_opinfo [.opcode, op_numops] EQL not_an_op
1003 2 THEN
1004 2     RETURN 0; ! Error 2, see above.
1005 2
1006 2 IF .lib$gb_opinfo [.opcode, op_numops] LSS .index OR .index LEQ 0
1007 2 THEN
1008 2     RETURN 0; ! Error 3, see above.
1009 2
1010 2 ! now it is just a matter of looking into our opinfo table
1011 2 ! where we get 0, 1, 2, or 3. this just happens to be
```

```
1012 2 ! the power of 2 which we need to calculate the number
1013 2 ! of bytes occupied by the corresponding operand.
1014 2
1015 2 RETURN 1 ^ .Lib$gb_opinfo [.opcode, op_context(.index)]:
1016 2
1017 1 END;
```

		003C 00000 INS_CONTEXT:				
		55	00000000G	EF	9E	00002
		54	00000000G	EF	9E	00009
		50		04	D0	00010
		52	08	AC	D0	00013
				53	D4	00017
	FD	8F		52	91	00019
				0C	13	0001D
				53	D6	0001F
		51		6042	7E	00021
	50	51		55	C1	00025
				0C	11	00029
	51	52	F8	8F	78	0002B 1\$:
		50		6041	7E	00030
		50		54	C0	00034
OF	60	04		00	ED	00037 2\$:
				5D	13	0003C
		50		04	D0	0003E
		0A		53	E9	00041
		51		6042	7E	00044
	50	51		55	C1	00048
				0C	11	0004C
	51	52	F8	8F	78	0004E 3\$:
		50		6041	7E	00053
		50		54	C0	00057
04	AC	60		00	ED	0005A 4\$:
				39	19	00060
			04	AC	D5	00062
				34	15	00065
	50	04	AC	02	C7	00067
		50		04	C0	0006C
		0A		53	E9	0006F
		51		6042	7E	00072
	50	51		55	C1	00076
				0C	11	0007A
	51	52	F8	8F	78	0007C 5\$:
		50		6041	7E	00081
		50		54	C0	00085
				00	ED	00088 6\$:
51	04	AC		04	C4	0008E
				51	EF	00091
52	60			52	78	00096
	50				04	0009A
				50	D4	0009B 7\$:
					04	0009D
						RET
						RET

Save R2,R3,R4,R5
LIB\$GB_OPINFO1, R5
LIB\$GB_OPINFO2, R4
#4, OFFSET
OPCODE, R2
R3
R2, #253
1\$
R3
(OFFSET)[R2], R1
R5, R1, R0
2\$
ASHL #8, R2, R1
(OFFSET)[R1], R0
R4, R0
CMPZV #0, #4, (R0), #15
7\$
#4, OFFSET
R3, 3\$
(OFFSET)[R2], R1
R5, R1, R0
4\$
ASHL #8, R2, R1
(OFFSET)[R1], R0
R4, R0
CMPZV #0, #4, (R0), INDEX
7\$
INDEX
7\$
#2, INDEX, R0
#4, OFFSET
R3, 5\$
(OFFSET)[R2], R1
R5, R1, R0
6\$
ASHL #8, R2, R1
(OFFSET)[R1], R0
R4, R0
EXTZV #0, #1, INDEX, R1
#4, R1
EXTZV R1, #3, (R0), R2
R2, #1, R0
7\$
R0

0956
1002
1006
1015
1017

LIB\$INS_DECODE Instruction decoder
V04-000 INS_CONTEXT - Determine operand type

D 10
16-Sep-1984 01:52:32
14-Sep-1984 13:08:53

VAX-11 Bliss-32 V4.0-742
DISK\$VMMASTER:[SDA.SRC]DECODE.B32;1 Page 31
(7)

; Routine Size: 158 bytes, Routine Base: Z\$DEBUG_CODE + 0477

```

785 1018 1 XSBTTL 'PUT_REG - Print a register name'
786 1019 1 ROUTINE put_reg (reg, cs_flag): NOVALUE =
787 1020 1
788 1021 1 ---
789 1022 1 This routine takes 1 parameter which it assumes is
790 1023 1 the number of a vax register. It then prints out
791 1024 1 'r' followed by the number (in decimal), unless the
792 1025 1 register number is 'special'. These include:
793 1026 1
794 1027 1 Register number      Special name
795 1028 1
796 1029 1      12              AP
797 1030 1      13              FP
798 1031 1      14              SP
799 1032 1      15              PC
800 1033 1
801 1034 1 An additional parameter is used as a flag to indicate
802 1035 1 whether the register reference should be enclosed in
803 1036 1 round/square brackets or not.
804 1037 1
805 1038 1 Inputs:
806 1039 1
807 1040 1 reg = The register number.
808 1041 1 cs_flag = A flag to control printing before/after REG.
809 1042 1
810 1043 1 Outputs:
811 1044 1
812 1045 1 None.
813 1046 1 ---
814 1047 1
815 1048 2 BEGIN
816 1049 2
817 1050 2 LOCAL
818 1051 2 index;
819 1052 2
820 1053 2 BIND
821 1054 2 enclosing_cs = UPLIT BYTE('(',''),'[' ']' ); VECTOR [,BYTE],
822 1055 2 regnames = UPLIT WORD('AP', 'FP', 'SP', 'PC'): VECTOR [,WORD];
823 1056 2
824 1057 2
825 1058 2 If we are to put out any enclosing strings,
826 1059 2 then we have been passed the INDEX which we
827 1060 2 need to pick this string out of the above
828 1061 2 vector.
829 1062 2
830 1063 2
831 1064 2 index = .cs_flag;
832 1065 2
833 1066 2 IF .index NEQ no_brackets
834 1067 2 THEN
835 1068 2 append_string(1, enclosing_cs [.index]);
836 1069 2
837 1070 2 ! Now print the actual register reference.
838 1071 2
839 1072 2 IF .reg LSS ap_reg
840 1073 2 THEN
841 1074 2 BEGIN
```

```

842      1075      3      append('R');
843      1076      3      append_decimal(.reg);
844      1077      3      END
845      1078      3      ELSE
846      1079      3      append_string(2, regnames[.reg-12]);
847      1080      3
848      1081      3      ! See again if there is any enclosing string.
849      1082      3
850      1083      3      IF .index NEQ no_brackets
851      1084      3      THEN
852      1085      3      append_string(1, enclosing_cs [.index+1]);
853      1086      3
854      1087      1      END;
```

```

28      00515 P.AAH: .ASCII \(\
29      00516      .ASCII \)\
5B      00517      .ASCII \[ \
5D      00518      .ASCII \] \
      00519      .BLKB 1
50      41      0051A P.AAI: .ASCII \AP\
50      46      0051C      .ASCII \FP\
50      53      0051E      .ASCII \SP\
43      50      00520      .ASCII \PC\
52      00522 P.AAJ: .ASCII \R\
```

ENCLOSING_CS=
REGNAMES=

P.AAH
P.AAI

```

54      0000V CF 9E 00002 PUT_REG: .WORD Save R2,R3,R4,R5,R6,R7,R8,R9,R10,R11 1019
52      08 AC D0 00007      MOVAB APPEND_STRING, R4
      53 D4 0000B      MOVL CS_FLAG, INDEX 1064
01      52 D1 0000D      CLRL R3 1066
      0C 13 00010      CMPL INDEX, #1
      53 D6 00012      BEQL 1$
51      DA AF 42 9E 00014      INCL R3
50      01 D0 00019      MOVAB ENCLOSING_CS[INDEX], R1 1068
      64 16 0001C      MOVL #1, R0
0C      04 AC D1 0001E 1$: JSB APPEND_STRING
      13 18 00022      CMPL REG, #T2 1072
51      D8 AF 9E 00024      BGEQ 2$
50      01 D0 00028      MOVAB P.AAJ, R1 1075
      64 16 0002B      MOVL #1, R0
      04 AC DD 0002D      JSB APPEND_STRING
0000V CF 01 FB 00030      PUSHL REG 1076
      0E 11 00035      CALLS #1, APPEND_DECIMAL
50      04 AC D0 00037 2$: BRB 3$ 1072
51      A0 AF 40 3E 0003B      MOVL REG, R0 1079
50      02 D0 00040      MOVAB REGNAMES-24[R0], R1
      64 16 00043      MOVL #2, R0
0A      53 E9 00045 3$: JSB APPEND_STRING 1083
51      A7 AF 42 9E 00048      BLBC R3, 4$ 1085
50      01 D0 0004D      MOVAB ENCLOSING_CS+1[INDEX], R1
      64 16 00050      MOVL #1, R0
      JSB APPEND_STRING
```

LIB\$INS_DECODE Instruction decoder
V04-000 PUT_REG - Print a register name

G 10
16-Sep-1984 01:52:32
14-Sep-1984 13:08:53

VAX-11 Bliss-32 V4.0-742
DISK\$VMSMASTER:[SDA.SRC]DECODE.B32;1 Page 34
(8)

04 00052 48: RET

; 1087

: Routine Size: 83 bytes, Routine Base: Z\$DEBUG_CODE + 0523


```

856 1088 1 %SBTTL 'APPEND_ADDRESS - Symbolize value and append it'
857 1089 1 ROUTINE append_address (value, absflag): NOVALUE =
858 1090 1
859 1091 1 ----
860 1092 1
861 1093 1 This routine converts a given absolute value to a symbol
862 1094 1 and an offset (if possible) and appends the resulting string
863 1095 1 to the current output buffer.
864 1096 1
865 1097 1 Inputs:
866 1098 1
867 1099 1 value = Absolute value to be converted
868 1100 1 absflag = True if absolute address, else relative address
869 1101 1
870 1102 1 Outputs:
871 1103 1
872 1104 1 ---- Either the hex value or the symbol+offset is appended.
873 1105 1 ----
874 1106 1
875 1107 2 BEGIN
876 1108 2
877 1109 2 IF .user_symbolize_routine EQL 0
878 1110 2 THEN
879 1111 2 append_hex(.value,4)
880 1112 2 ELSE
881 1113 2 BEGIN
882 1114 2 LOCAL
883 1115 2 retlen: WORD,
884 1116 2 buffer_left: VECTOR [2];
885 1117 2 buffer_left [0] = .user_buffer_left;
886 1118 2 buffer_left [1] = .user_buffer_address;
887 1119 2 IF (.user_symbolize_routine)(value,buffer_left,retlen,absflag)
888 1120 2 THEN
889 1121 2 BEGIN
890 1122 2 user_buffer_address = .user_buffer_address + .retlen;
891 1123 2 user_buffer_left = .user_buffer_left - .retlen;
892 1124 2 END
893 1125 2 ELSE
894 1126 2 append_hex(.value,4);
895 1127 2 END;
896 1128 2
897 1129 1 END;
```

000C 00000 APPEND_ADDRESS:

	53	FABE	CF	9E	00002	.WORD	Save R2,R3	1089
	5E		0C	C2	00007	MOVAB	USER_BUFFER_LEFT, R3	
	52	F6	A3	D0	0000A	SUBL2	#12, SP	
			26	13	0000E	MOVL	USER_SYMBOLIZE_ROUTINE, R2	1109
			63	3C	00010	BEQL	1\$	
04	AE	FA	A3	D0	00014	MOVZWL	USER_BUFFER_LEFT, BUFFER_LEFT	1117
08	AE	08	AC	9F	00019	MOVL	USER_BUFFER_ADDRESS, BUFFER_LEFT+4	1118
		04	AE	9F	0001C	PUSHAB	ABSFLAG	1119
						PUSHAB	RETLEN	

		0C	AE	9F	0001F	PUSHAB	BUFFER_LEFT	
		04	AC	9F	00022	PUSHAB	VALUE	
	62		04	FB	00025	CALLS	#4, (R2)	
	0B		50	E9	00028	BLBC	R0, 1\$	
	50		6E	3C	0002B	MOVZWL	RETLN, R0	1122
FA	A3		50	C0	0002E	ADDL2	R0, USER_BUFFER_ADDRESS	
	63		6E	A2	00032	SUBW2	RETLN, USER_BUFFER_LEFT	1123
				04	00035	RET		1119
			04	DD	00036	PUSHL	#4	1126
		04	AC	DD	00038	PUSHL	VALUE	
0000V	CF		02	FB	0003B	CALLS	#2, APPEND_HEX	
				04	00040	RET		1129

: Routine Size: 65 bytes,

Routine Base: Z\$DEBUG_CODE + 0576

```

899 1130 1 %SBTTL 'APPEND_HEX - Append variable size hex value'
900 1131 1 ROUTINE append_hex (value, bytes): NOVALUE =
901 1132 1
902 1133 1 ---
903 1134 1
904 1135 1 This routine appends a given hex value to the current output
905 1136 1 buffer.
906 1137 1
907 1138 1 Inputs:
908 1139 1
909 1140 1 value = Absolute value
910 1141 1 bytes = Number of bytes to display
911 1142 1
912 1143 1 Outputs:
913 1144 1
914 1145 1 The hex value is appended.
915 1146 1 ---
916 1147 1
917 1148 2 BEGIN
918 1149 2
919 1150 2 LOCAL
920 1151 2 number;
921 1152 2
922 1153 2 BIND
923 1154 2 digit_table = UPLIT BYTE('0123456789ABCDEF'): VECTOR [,BYTE];
924 1155 2
925 1156 2 number = .value;
926 1157 2
927 1158 2 IF .number LSS 0 ! If negative value,
928 1159 2 THEN
929 1160 2 BEGIN
930 1161 2 append('-'); ! Output minus sign
931 1162 2 number = -.number; ! and print the absolute value
932 1163 2 END;
933 1164 2
934 1165 2 DECR i FROM .bytes*8-4 TO 0 BY 4 ! For each nibble,
935 1166 2 DO
936 1167 2 append_string(1, digit_table [.number <.i,4>]); ! Output the digit
937 1168 2
938 1169 1 END;

```

```

45 44 43 42 41 39 38 37 36 35 34 33 32 31 30 005B7 P.AAK: .ASCII \0123456789ABCDEF\
46 005C6
2D 005C7 P.AAL: .ASCII \-\

```

DIGIT_TABLE= P.AAK

OFFC 00000 APPEND_HEX:

53	04	AC	D0	00002	.WORD	Save R2,R3,R4,R5,R6,R7,R8,R9,R10,R11	1131
		0D	18	00006	MOVL	VALUE, NUMBER	1156
51	F4	AF	9E	00008	BGEQ	18	1158
50		01	D0	0000C	MOVAB	P.AAL, R1	1161
				0000V 30 0000F	MOVL	#1, R0	
					BSBW	APPEND_STRING	

LIB\$INS_DECODE
V04-000

Instruction decoder
APPEND_HEX - Append variable size hex value

K 10
16-Sep-1984 01:52:32
14-Sep-1984 13:08:53

VAX-11 BLISS-32 V4.0-742
DISK\$VMSMASTER:[SDA.SRC]DECODE.B32;1

Page 38
(10)

53		53	CE	00012		MNEGL	NUMBER, NUMBER		1162
52	08	AC	D0	00015	1\$:	MOVL	BYTES, R2	:	1165
52		08	C4	00019		MULL2	#8, R2	:	
		10	11	0001C		BRB	3\$:	
50	53	04	52	EF	0001E	2\$:	EXTZV	I, #4, NUMBER, R0	1167
		51	C8	AF40	9E	00023	MOVAB	DIGIT_TABLE[R0], R1	
		50		01	D0	00028	MOVL	#1, R0	
				0000V	30	0002B	BSBW	APPEND_STRING	
		52		04	C2	0002E	3\$:	#4, I	
				EB	18	00031	BGEQ	2\$	
				04	00033	RET		:	1169

; Routine Size: 52 bytes, Routine Base: Z\$DEBUG_CODE + 05C8


```
940 1170 1 XSBTTL 'APPEND_DECIMAL - Append unsigned decimal value'
941 1171 1 ROUTINE append_decimal (value): NOVALUE =
942 1172 1
943 1173 1 ---
944 1174 1
945 1175 1 This routine appends a given unsigned decimal value
946 1176 1 to the current output buffer.
947 1177 1
948 1178 1 Inputs:
949 1179 1
950 1180 1 value = Number to be output
951 1181 1
952 1182 1 Outputs:
953 1183 1
954 1184 1 The decimal value is appended, without any padding or fill.
955 1185 1 ---
956 1186 1
957 1187 2 BEGIN
958 1188 2
959 1189 2 LINKAGE
960 1190 2 recursive_jsb = JSB: GLOBAL(number=2);
961 1191 2
962 1192 2 GLOBAL REGISTER
963 1193 2 number = 2;
964 1194 2
965 1195 2 ROUTINE output_remaining_digits: recursive_jsb NOVALUE =
966 1196 2 BEGIN
967 1197 2 EXTERNAL REGISTER number=2;
968 1198 2 LOCAL char: BYTE;
969 1199 2 char = '0' + (.number MOD 10);
970 1200 2 number = .number / 10;
971 1201 2 IF .number NEQ 0 THEN output_remaining_digits();
972 1202 2 append_string(1, char);
973 1203 2 END;
```

		5E	04	C2 00000	OUTPUT_REMAINING_DIGITS:		
					SUBL2	#4, SP	1195
7E	00	52	01	7A 00003	EMUL	#1, NUMBER, #0, -(SP)	1199
50	50	8E	0A	7B 00008	EDIV	#10, (SP)+, R0, R0	
	6E	50	30	81 00000	ADDB3	#48, R0, CHAR	
		52	0A	C6 00011	DIVL2	#10, NUMBER	1200
			02	13 00014	BEQL	1\$	1201
			E8	10 00016	BSBB	OUTPUT_REMAINING_DIGITS	
		51	6E	9E 00018	MOVAB	CHAR, R1	1202
		50	01	D0 0001B	MOVL	#1, R0	
			0000V	30 0001E	BSBW	APPEND_STRING	
		5E	04	C0 00021	ADDL2	#4, SP	1203
				05 00024	RSB		

; Routine Size: 37 bytes, Routine Base: Z\$DEBUG_CODE + 05FC

; 974 1204 2

```

: 975      1205 2 number = .value;
: 976      1206 2 output_remaining_digits();
: 977      1207 2
: 978      1208 1 END;

```

```

                                OFFC 00000 APPEND_DECIMAL:
                                52      04  AC  D0 00002      .WORD  Save R2,R3,R4,R5,R6,R7,R8,R9,R10,R11      : 1171
                                D3   10 00006      MOVL  VALUE, NUMBER      : 1205
                                04 00008      BSBB  OUTPUT, REMAINING_DIGITS      : 1206
                                RET                                     : 1208

```

```

; Routine Size: 9 bytes,   Routine Base: Z$DEBUG_CODE + 0621

```

```
980 1209 1 XSBTTL 'APPEND_RAD50 - Append RAD50 characters'
981 1210 1 ROUTINE append_rad50 (nwords, words): NOVALUE =
982 1211 1
983 1212 1 ----
984 1213 1
985 1214 1 This routine converts a series of RAD50 words to ASCII and
986 1215 1 appends it to the current output buffer.
987 1216 1
988 1217 1 Inputs:
989 1218 1
990 1219 1 nwords = Number of words to convert
991 1220 1 words = Address of words to convert
992 1221 1
993 1222 1 Outputs:
994 1223 1
995 1224 1 The string is appended, without any padding or fill.
996 1225 1 ----
997 1226 1
998 1227 2 BEGIN
999 1228 2
1000 1229 2 MAP
1001 1230 2 words: REF VECTOR [,WORD]; ! Address of array of words
1002 1231 2
1003 1232 2 LOCAL
1004 1233 2 number: WORD,
1005 1234 2 char: VECTOR [3,BYTE]; ! 3 character array
1006 1235 2
1007 1236 2 INCRU word_number FROM 0 TO .nwords-1 ! For each word to convert,
1008 1237 2 DO
1009 1238 2 BEGIN
1010 1239 2 number = .words [.word_number]; ! Get value of word
1011 1240 2
1012 1241 2 DECR i FROM 2 TO 0 ! For 3 characters,
1013 1242 2 DO
1014 1243 2 BEGIN
1015 1244 2 char [.i] = .number MOD 40; ! Get low order character
1016 1245 2 number = .number / 40; ! and divide by 40
1017 1246 2 END;
1018 1247 2
1019 1248 2 INCR i FROM 0 TO 2 ! For each of the 3 characters,
1020 1249 2 DO
1021 1250 2 BEGIN
1022 1251 2 SELECTONEU .char [.i]
1023 1252 2 OF
1024 1253 2 SET
1025 1254 2 [0]: char [.i] = ' ';
1026 1255 2 [1 TO 26]: char [.i] = .char [.i] + 'A' - 1;
1027 1256 2 [27]: char [.i] = '8';
1028 1257 2 [OTHERWISE]: char [.i] = .char [.i] + '.' - 28;
1029 1258 2 TES;
1030 1259 2 append_string(1, char [.i]);
1031 1260 2 END;
1032 1261 2 END;
1033 1262 2
1034 1263 1 END;
```

			OFFC 00000 APPEND_RAD50:			
	55	04 AC	01 C3	00002	.WORD	Save R2,R3,R4,R5,R6,R7,R8,R9,R10,R11 : 1210
			53 D4	00007	SUBL3	#1, NWORDS, R5 : 1236
			58 10	00009	CLRL	WORD_NUMBER : 1239
		54	08 BC	43 B0	0000B 1\$:	BSBB 8\$
		50	02 D0	00010	MOVW	@WORDS[WORD_NUMBER], NUMBER : 1241
		51	54 3C	00013 2\$:	MOVL	#2, 1 : 1244
7E	00	51	01 7A	00016	MOVZWL	NUMBER, R1
51	51	8E	28 7B	0001B	EMUL	#1, R1, #0, -(SP)
		6E40	51 90	00020	EDIV	#40, (SP)+, R1, R1
		51	54 3C	00024	MOVB	R1, CHAR[1]
		51	28 C6	00027	MOVZWL	NUMBER, R1 : 1245
		54	51 B0	0002A	DIVL2	#40, R1
		E3	50 F4	0002D	MOVW	R1, NUMBER
			52 D4	00030	SOBGEQ	I, 2\$: 1241
	51	52	5E C1	00032 3\$:	CLRL	I : 1248
			61 95	00036	ADDL3	SP, I, R1 : 1251
			05 12	00038	TSTB	(R1) : 1254
		61	20 90	0003A	BNEQ	4\$
		1A	18 11	0003D	MOVB	#32, (R1)
			61 91	0003F 4\$:	BRB	7\$: 1255
			06 1A	00042	CMPB	(R1), #26
		61	40 8F	80 00044	BGTRU	5\$
			0D 11	00048	ADDB2	#64, (R1)
		1B	61 91	0004A 5\$:	BRB	7\$: 1256
			05 12	0004D	CMPB	(R1), #27
		61	24 90	0004F	BNEQ	6\$
			03 11	00C52	MOVB	#36, (R1)
		61	12 80	00054 6\$:	BRB	7\$: 1257
		50	01 D0	00057 7\$:	ADDB2	#18, (R1)
			0000V	30 0005A	MOVL	#1, R0 : 1259
			02 F3	0005D	BSBW	APPEND_STRING
D1		52	53 D6	00061	AOBLEQ	#2, I, -3\$: 1248
			53 D1	00063 8\$:	INCL	WORD_NUMBER : 1236
		55	A3 1B	00066	CMPL	WORD_NUMBER, R5
			04 00068	BLEQU	1\$	
				RET		: 1263

; Routine Size: 105 bytes, Routine Base: Z\$DEBUG_CODE + 062A


```

1036      1264 1 %SBTTL 'APPEND_STRING - Append to output buffer'
1037      1265 1 ROUTINE append_string (length, string): append_linkage NOVALUE =
1038      1266 1
1039      1267 1 |-----
1040      1268 1 |
1041      1269 1 |         Append a string to the current output buffer.
1042      1270 1 |
1043      1271 1 |     Inputs:
1044      1272 1 |
1045      1273 1 |         length = Length of string
1046      1274 1 |         string = Address of string
1047      1275 1 |
1048      1276 1 |         user_buffer_address = Address of next available byte in user buffer
1049      1277 1 |         user_buffer_left = Number of bytes left in user buffer
1050      1278 1 |
1051      1279 1 |     Outputs:
1052      1280 1 |
1053      1281 1 |         user_buffer_address, user_buffer_left are updated.
1054      1282 1 |-----
1055      1283 1
1056      1284 2 BEGIN
1057      1285 2
1058      1286 2 IF .user_buffer_left GEQ .length          ! If enough room left,
1059      1287 2 THEN
1060      1288 2     BEGIN
1061      1289 2     CH$MOVE(.length, .string, .user_buffer_address);
1062      1290 2     user_buffer_address = .user_buffer_address + .length;
1063      1291 2     user_buffer_left = .user_buffer_left - .length;
1064      1292 2     END;
1065      1293 2
1066      1294 1 END;

```

[illegible]

; Routine Size: 37 bytes, Routine Base: Z\$DEBUG_CODE + 0693

LIB\$INS_DECODE Instruction decoder
V04-000 APPEND_STRING - Append to output buffer

D 11
16-Sep-1984 01:52:32
14-Sep-1984 13:08:53

VAX-11 Bliss-32 V4.0-742
DISK\$VMSMASTER:[SDA.SRC]DECODE.B32;1 Page 44
(14)

; 1068 1295 1 END
; 1069 1296 0 ELUDOM

PSECT SUMMARY

Name	Bytes	Attributes
Z\$DEBUG_CODE	1720	NOVEC, WRT, RD, EXE,NOSHR, LCL, REL, CON, PIC,ALIGN(2)

Library Statistics

File	----- Total	Symbols Loaded	----- Percent	Pages Mapped	Processing Time
_\$255\$DUA28:[SYSLIB]STARLET.L32;1	9776	3	0	581	00:00.8

COMMAND QUALIFIERS

BLISS/CHECK=(FIELD,INITIAL,OPTIMIZE)/LIS=LISS:DECODE/OBJ=OBJ\$:DECODE MSRC\$:DECODE/UPDATE=(ENH\$:DECODE)

; Size: 1655 code + 65 data bytes
; Run Time: 00:20.7
; Elapsed Time: 01:32.4
; Lines/CPU Min: 3754
; Lexemes/CPU-Min: 23351
; Memory Used: 165 pages
; Compilation Complete

0351

AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY